In the given circuit, the breakdown voltage of the Zener diode is 3.0 ~V. What is the value of Iz?
Zener Diode regulator circuit diagram for Q31 - JEE Main 2024 Morning
The image shows a circuit diagram with a 10V DC source connected in series with a 1kΩ resistor, followed by a parallel combination of a Zener diode (with current Iz) and a 2kΩ load resistor.

Zener Diode regulator circuit diagram for Q31 - JEE Main 2024 Morning
The image shows a circuit diagram with a 10V DC source connected in series with a 1kΩ resistor, followed by a parallel combination of a Zener diode (with current Iz) and a 2kΩ load resistor.

Solution & Explanation

Related Formula

For a parallel circuit regulator using a Zener diode:

I = Iz + I₁

where, I = total current through the series resistor Iz = current through the Zener diode I₁ = current through the load resistor

Core Logic

Given that the breakdown voltage of the Zener diode is:

Vz = 3.0 ~V

Let potential at junction B and D be 0 ~V. Then, the potential at the Zener cathode A and load node C is stabilized at:

VA = VC = 3.0 ~V

Potential at the source input E is 10 ~V.

Step 1: Calculate Total Current

The potential drop across the series resistor (1 ~kΩ) is:

Δ V = 10 ~V - 3 ~V = 7 ~V

Hence, the total line current I is:

I = 7 ~V1000 Ω = 7 × 10⁻³ ~A = 7 ~mA

Zener Diode resolved current distributions for Q31 - JEE Main 2024 Morning
The image shows a circuit diagram with a 10V DC source connected in series with a 1kΩ resistor, followed by a parallel combination of a Zener diode (with current Iz) and a 2kΩ load resistor.

Step 2: Calculate Load Current

The voltage across the load resistor (2 ~kΩ) is equal to Vz = 3 ~V. Thus, the load current I₁ is:

I₁ = 3 ~V2000 Ω = 1.5 × 10⁻³ ~A = 1.5 ~mA
Step 3: Calculate Zener Current

By applying Kirchhoff's Current Law at node A:

Iz = I - I₁ = 7 ~mA - 1.5 ~mA = 5.5 ~mA

Therefore, the current through the Zener diode is 5.5 ~mA.

Pattern Recognition

Whenever you see a Zener diode in breakdown connected parallel to a load, always fix the node potential at the breakdown voltage. Work backwards from the supply potential to find the total current, calculate the load current using Ohm's law, and subtract to find the Zener current.

Chapter Mix

Class 12 Physics: Semiconductor Electronics: Materials, Devices and Simple Circuits

More Semiconductor Electronics: Materials, Devices and Simple Circuits Previous-Year Questions — Page 7

Q49 jee_main_2024_31_jan_evening Logic Gates
The output of the given circuit diagram is
Logic Gates diagram for Q49 - JEE Main 2024 Evening
The image shows a logic circuit composed of NOT gates, OR gates, and a final NOR gate.
  • A.
    ABY
    000
    100
    010
    111
  • B.
    ABY
    000
    101
    011
    110
  • C.
    ABY
    000
    100
    010
    110
  • D.
    ABY
    000
    100
    011
    110

Solution

Related Formula

Boolean Algebra expressions for logic gates: NOT: A OR: A + B NOR: A + B

Core Logic

Analyze the paths from inputs A and B to the final output Y.

Logic Gates diagram for Q49 - JEE Main 2024 Evening
The image shows a logic circuit composed of NOT gates, OR gates, and a final NOR gate.

Step 1: Intermediate Signals

Top OR gate inputs: A directly, and B inverted (B). Top OR gate output: A + B

Bottom OR gate inputs: A inverted (A), and B directly. Bottom OR gate output: A + B

Step 2: Final Gate Evaluation

The final gate is a NOR gate taking the two intermediate outputs as its inputs.

Y = (A + B) + ( A + B)

Notice that the inner sum simplifies cleanly:

(A + A) + (B + B)

Since A + A = 1 and B + B = 1, the inner term is 1 + 1 = 1.

Y = 1 = 0
Step 3: Conclusion

The output Y is always 0 regardless of the inputs A and B. Checking the truth tables, only option 3 satisfies Y=0 for all conditions.

Pattern Recognition

When a Boolean expression groups a variable and its exact complement together in an OR configuration (A and A), the result instantly hits logic 1. Feeding 1 into any NOR gate guarantees a 0 output universally.

Chapter Mix

Class 12 Physics: Semiconductor Electronics

Q jee_main_2024_31_jan_morning Logic Gates
Identify the logic operation performed by the given circuit.
Logic Gates diagram for Q32 - JEE Main 2024 Morning
Two inputs passing through NOT gates before entering a NAND gate.
  • A. NAND
  • B. NOR
  • C. OR
  • D. AND

Solution

Related Formula
Y = A · B (NAND) Y = A + B (De Morgan's)
Core Logic

The inputs A and B are first passed through individual NOT gates (made from tied-input NAND gates or standard NOT gates). The outputs become A and B.

These are then fed into a NAND gate. The final output Y is:

Y = A · B

Applying De-Morgan's Law:

Y = A + B

Y = A + B

This represents an OR operation.

Pattern Recognition

Bubbled inputs on a NAND gate convert it directly into an OR gate via De-Morgan's laws. (Bubbled NAND = OR).

Chapter Mix

Class 12 Physics: Semiconductor Electronics

More Semiconductor Electronics: Materials, Devices and Simple Circuits Questions — jee_main_2024_29_jan_morning

Practice all Semiconductor Electronics: Materials, Devices and Simple Circuits previous-year questions →

Rankbit System
JEE Physics: Waves (+15.5%) | Electrostatics: Concentric Shells (-29.7%) | Modern Physics: Photoelectric Clones (+34.2%) | Mathematics: Definite Integrals (+18.1%) | Chemistry: Coordination Splitting (-11.4%) | JEE Physics: Waves (+15.5%) | Electrostatics: Concentric Shells (-29.7%) | Modern Physics: Photoelectric Clones (+34.2%) | Mathematics: Definite Integrals (+18.1%) | Chemistry: Coordination Splitting (-11.4%)